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Probabilistic Value-Deviation-Bounded
Source-Dependent Bit-Level
Channel Adaptation
for Approximate Communication
Bilgesu Arif Bilgin and Phillip Stanley-Marbell
Abstract—Computing systems that can tolerate effects of errors in their communicated data values can trade this tolerance for
improved resource efficiency. Many important applications of computing, such as embedded sensor systems, can tolerate errors that
are bounded in their distribution of deviation from correctness (distortion). We present a channel adaptation technique which
modulates properties of I/O channels typical in embedded sensor systems, to provide a tradeoff between I/O power dissipation and
distortion of communicated data. We provide an efficient-to-compute formulation for the distribution of integer distortion accounting for
the distribution of transmitted values. Using this formulation we implement our value-deviation-bounded (VDB) channel adaptation. We
experimentally quantify the achieved reduction in power dissipation on a hardware prototype integrated with the required
programmable channel modulation circuitry. We augment these experimental measurements with an analysis of the distributions of
distortions. We show that our probabilistic VDB channel adaptation can provide up to a 2× reduction in I/O power dissipation. When
synthesized for a miniature low-power FPGA intended for use in sensor interfaces, a register transfer level implementation of the
channel adaptation control logic requires only 106 flip-flops and 224 4-input LUTs for implementing per-bit channel adaptation on
serialized streams of 8-bit sensor data.
Index Terms—Approximate computing, approximate communication, sensors, information theory.
F
1 INTRODUCTION
MOST computing systems are designed to prevent er-rors in computation, memory, and communication.
Guarding against errors however requires energy, temporal
redundancy, or spatial redundancy and therefore consumes
resources. But not all systems need to be free of errors: In
some systems, either by explicit design or by the nature of
the problems they solve, system output quality degrades
gracefully in the presence of errors.
Several important applications of computing systems,
ranging from wearable health-monitoring systems to neuro-
morphic computing architectures [1] often dissipate a signif-
icant fraction of their energy moving data. For these systems
the effects of errors are best quantified in terms of their
integer distance, rather than using a Hamming distance. At
the same time, the computations that consume this data can
often tolerate errors with a wide range of integer distances
with limited system-level consequences [2], [3], [4].
Because electrical communication interfaces do not ben-
efit as much as processors and other digital logic from
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semiconductor process technology scaling, the fraction of
system energy dissipated by sensor data accesses and sensor
data movement is currently large [5], [6], [7] and will only
grow in future embedded sensor-driven and neuromorphic
systems. It is therefore an important challenge to find ways
to reduce the power dissipated in sensor data acquisition
and transfer. One way to do this is by exploiting knowledge
of the properties and uses of the transported data, to reduce
communication energy expenditure in exchange for, e.g.,
bounded inaccuracy of the communicated values [8], [9],
[10], [11], [12], [13].
Reducing I/O energy usage in exchange for bounded
inaccuracy requires a physical channel property that pro-
vides such a tradeoff. One example of such a tradeoff is
between energy dissipated in the pull-up resistors on a
serial communication interface such as I2C and the error
or erasure rate. The choice of the pull-up resistor value
influences signal integrity at a given I/O speed and at the
same time affects communication power dissipation.
1.1 Contributions
We exploit value representation and hardware properties
of communication channels to design channel adaptation
techniques that trade lower power dissipation for value-
bounded distortion, for a given bound on its distribution.
Given a target bounding distribution, our method varies the
channel bit error rates across the ordinal bit positions in a
word to reduce energy used in transmission in such a way
that the distribution of the resulting distortion is enclosed
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Fig. 1. Channel model and distance functions: The same number of
bit errors (same Hamming distance) can lead to vastly different value
deviations (integer distances).
within the target distribution. We present a proof-of-concept
hardware implementation of the technique which operates
by changing properties of the I2C communication channel
for individual bit positions according to provided channel
adaptation specifications. We calculate these specifications
at system design time to generate the appropriate channel
adaptation hardware. The generated channel adaptation
hardware is efficient. Because the technique we present
changes the physical properties of only the channel, its
implementation requires no changes to the transmitter (e.g.,
a sensor), easing potential adoption.
A new technique for approximate communication,
probabilistic VDB bit-level channel adaptation (Section 4):
In a system with integer-representing binary-valued ran-
dom variable input X and output Xˆ , let the random vari-
able M = dZ+(X, Xˆ) denote the absolute value of the
difference between the integers X and Xˆ . Figure 1 shows
an example. We refer to the random variable M as integer-
value distortion, or just distortion. It takes on instance values
m and has tail distribution Pr(M > m). We denote integer
distance errors tolerated by an application using an upper
bound T̂M (m) on the tail distribution of m seen at the
output of the system (e.g., the receiver in Figure 1). Given
any instance of the function T̂M (m), our method derives
an application-specific per-bit channel adaptation such that
Pr(M > m) ≤ T̂M (m) for all possible distortion values
m. In contrast, rate distortion codes [14], [15] typically only
bound the expected value of the channel distortion. To facil-
itate channel adaptation, we developed a computationally-
efficient algorithm for calculating the distortion distribution
of a given channel (i.e., given its bit-error probabilities) with
given input distribution (Section 4.1). Using this algorithm,
we demonstrate channel adaptation by implementing the
offline search for finding optimal bit-error probabilities with
bounded distortion distribution in the cases when the bit-
error probabilities are identically-distributed over the bit
positions and when they are non-identically distributed
(Section 4.2). The latter enables bit-level channel adaptation,
while the former only achieves word-level adaptation.
A case study for the proof of concept of the proposed
method for the I2C communication channel (Section 5):
We use pull-up resistance modulation as a means for I2C
channel adaptation and experimentally verify power sav-
ings of up to 2× (0.8 mW absolute saving) on a custom
hardware research platform (Section 5.3). This saving in
I/O power is larger than the operation power dissipation of
many state-of-the-art sensors in low-power embedded sys-
tems and is therefore significant. Combining experimental
measurements (Section 5.3 and Section 5.4) with a model
of I2C interface circuitry (Section 5.1), we estimate circuit
parameters (not always known for commercial integrated
circuits) of our hardware platform (Section 5.5). We analyt-
ically derive the dependence of the bit-error probabilities
of an I2C channel with given circuit parameter values on
the value of the external pull-up resistance (the channel
modulator). We use this analytic model to calculate the
distortion distribution as a function of pull-up resistance
value and identify the range of resistances for modulation
to have plausible control over bit errors for reliable channel
adaptation (Section 5.6).
An analysis of the hardware cost for implementing
channel adaptation (Section 6): We demonstrate the feasi-
bility of our probabilistic VDB bit-level channel adaptation
technique by synthesizing the digital logic required to con-
trol the channel adaptation, targeting a small-footprint low-
power sensor interface FPGA. We report the required FPGA
resource usage for sensor sample resolutions common in
embedded sensor systems (e.g., 8–16 bits).
1.2 Adaptation versus Source / Channel Coding
The method we present is hard to classify as a coding
scheme in the conventional nomenclature of the literature.
Traditional source coding changes the words transmitted on
a channel to adapt to properties of the inputs (e.g., for com-
pression). Traditional channel coding changes transmitted
words to adapt to properties of the channel (e.g., for forward
error correction). In contrast, the method we present (proba-
bilistic VDB bit-level channel adaptation) takes the peculiar
approach of changing the properties of the communication
channel for different ordinal positions in a transmitted
word in order to reduce the energy needed to transmit the
data. Probabilistic VDB bit-level channel adaptation does
this with the objective of reducing power dissipation by
inducing channel errors that lead to values at the channel’s
receiver which are at small integer distances from those
sent by the channel’s transmitter. We present a detailed
comparison to the related literature next, in Section 2.
2 RELATED RESEARCH
Value-deviation-bounded (VDB) integer codes [16] were
proposed as a means of trading energy efficiency for cor-
rectness in the context of program variable encodings when
program variables can tolerate some distribution of integer
value distortions. For serial communication interfaces such
as I2C and SPI, which are common in energy-constrained
embedded systems, serial VDB codes (VDBS encoding) [9],
[10] provide a concrete encoding method. VDBS encoding is
deterministic and has the effect of re-quantizing the number
representation of values. This deterministic distortion may
be undesirable for certain applications: When applied to im-
ages with encoder settings to maximally reduce I/O energy
dissipation, VDBS encoding leads to regular quantization
banding in images. For these and similar applications, en-
coding methods that trade energy-efficiency for accuracy
and whose induced distortion is stochastic are therefore
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desirable. Existing VDBS encoding techniques must be im-
plemented at the data transmitter. Although, being a re-
quantization, they require no decoding, their adoption re-
quires their integration into data sources such as sensors.
Because the consumers of sensor data, such as microcon-
trollers, provide the opportunity for programmability, a
variant of VDBS encoding that could be enforced from the
side of consumers of sensor data could enable widespread
adoption of VDBS encoding and its benefits.
Rate distortion theory [14], [17] investigates the tradeoff
of encoding efficiency (rate) for deviation of encoded values
(distortion). A distortion function or distortion measure specifies
this distortion as a function of the original data and its
encoded form. The value deviations we consider in this
work are integer distance distortions. Unlike the convention
in rate distortion theory, the method we present guarantees
bounds on the entire distribution of distortions, rather than
only guaranteeing bounds on the expected value of the
distortion.
Relation to previous probabilistic VDB methods:
Prior work [8] on probabilistic VDB codes with integer value
distortion adopts the same approach of trying to guarantee
bounds on the entire distribution of distortions. The method
we present in Section 4 builds on and improves on that
work in several dimensions. First, we provide a fast method
for exact calculation of the distortion distribution for the
general case when bit-error probabilities may depend on
the bits transmitted. This is in contrast with previous [8]
work, which used an SMT solver to search for optimal bit-
level channel adaptation probabilities. That method only
attempts at an approximate calculation of distortion distri-
bution by considering only up to k-bit concurrent errors for
L-bit words transmitted. Second, we propose an alternative
search algorithm through the space of bit-error probabilities,
which utilizes the exact calculation method we developed.
This method, besides being exact, outperforms the SMT
search based on approximate constraints in terms of compu-
tation time. Third, we verify the feasibility of channel adap-
tation on I2C systems by carrying out a proof-of-concept
implementation. We demonstrate power reduction using
empirical measurements of power dissipation and carry out
analytical investigation of induced channel errors to explore
the design space. Fourth and finally, we demonstrate the
adoptability of the approach by estimating the resource
usage of the digital logic block required to control the analog
channel adaptation circuitry.
3 DEFINITIONS
Table 1 summarizes the notation we use in the rest of this
work. LetX denote the random variable with instance value
x ∈ ZL2 , an L-bit binary sequence transmitted on a channel.
Let the channel output be xˆ ∈ ZL2 with corresponding
random variable Xˆ .
We consider systems where channel inputs encode un-
signed integers and we define channel errors as the absolute
difference of these integer values. Let xi denote the i’th bit
of x and let u : ZL2 → Z denote the conversion from binary
TABLE 1
Terminology and notation.
Notation Definition Example
L Word length (in bits) 8
x, X Error-free binary value 00101010
xˆ, Xˆ Binary value after channel error 00100000
k Number of perturbed bits, 2 (grayed-out above)
Hamming distance d(x, xˆ)
u Conversion from binary u(00101010)= 42
to unsigned integer
v, V Error-free integer value, u(x) u(00101010)= 42
w Integer value after u(00100000)= 32
channel error, u(xˆ)
m, M Integer value distortion, 10
dZ+ (x, xˆ) := |v − w|
ε Signed error vector, x− xˆ (0, 0, 0, 0,−1, 0,−1, 0)
EL Set of all possible ε in words
of length L
EmL Set of all possible ε in words
of length L with integer value
distortion m
WL Set of all possible x of length L
WL,ε Set of all possible x ∈WL that
permit a given error vector ε
fX(x) PMF of transmitted words x
fV (v) PMF of transmitted See Figure 5
integer values, Pr(V = v)
FV (v) CDF of transmitted
integer values, Pr(V ≤ v)
fM (m) PMF of integer value See Figure 2(a)
distortion, Pr(M = m)
FM (m) CDF of integer value See Figure 2(b)
distortion, Pr(M ≤ m)
T̂M (m) Constraint tail distribution See Figure 3
TM (m) Tail distribution, Pr(M > m)

1 m < 4
1/100 m = 4
0 m ≥ 10
to an integer with
u(x) =
L−1∑
i=0
xi2
i.
We define the random variable V := u(X) with instance
values v = u(x) and W := u(Xˆ) with values w = u(xˆ).
Then, we define the distance dZ+(x, xˆ) between channel
input and output as
dZ+(x, xˆ) = |u(x)− u(xˆ)| = |v − w| .
The random variable M denoting values of channel distor-
tion, with instance values m, takes on values determined
by the distance function dZ+(x, xˆ), i.e., m = dZ+(x, xˆ).
We will use the variable m when we wish to refer to
specific instances of channel integer distortion and we will
use dZ+(x, xˆ) when we want to emphasize the distortion
function.
For each of the random variables defined, we respec-
tively denote its probability mass function (PMF), cumula-
tive distribution, and tail distribution by f , F, and T with
the variable as subscript, e.g., fM , FM , and TM . In the case
of variable M , for L-bit words transmitted over the channel,
the domain of TM is {0, . . . , 2L−1} and we have
TM (m) = 1−FM (m) =
∑
i>m
fM (i), ∀m ∈ {0, . . . , 2L−1}.
Finally, we define the constraint tail distribution T̂M as the
distribution of integer distances dZ+(x, xˆ) which the system
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consuming the output of the communication channel can
tolerate. T̂M has the same domain as TM and it may be any
non-increasing function with range [0, 1].
4 PROBABILISTIC VDB SOURCE-DEPENDENT
BIT-LEVEL CHANNEL ADAPTATION
We consider a communication channel that transmits integer
data represented by L-bit binary words x. Suppose we
have a tunable method at our disposal to induce errors
in this communication channel that lets one vary the error
probabilities of each bit in a controllable manner. We assume
that the method of inducing errors on the channel comes
with a benefit (e.g., a reduction in power dissipation) and
that we have a mapping, B : R2L → R, that quantifies the
benefit for a given set of bit-level error probabilities.
Given the knowledge of bit-error probabilities and the
distribution of input words x to the channel, one can calcu-
late fM , the PMF for the distribution of induced distortion.
This is equivalent to finding the tail distribution TM of the
induced distortion.
Given the foregoing conditions, probabilistic VDB
source-dependent bit-level channel adaptation consists of
finding the correct set of parameters for the mapping B, i.e.,
the bit-error probabilities, such that:Ê TM (m) ≤ T̂M (m) for
each m ∈ {0, . . . , 2L−1} and Ë the benefit B is maximized.
We first present our method for calculating fM and then
present our search method for finding bit-error probabilities
that satisfy conditions Ê and Ë.
4.1 Calculating fM
Recall, from Table 1, that fM is the PMF of integer value
distortions that occur during transmission of L-bit words.
One can calculate it exactly provided that one knows the
bit-error probabilities suffered during a transmission and
the PMF fX of input words x. Given these, to calculate
fM (m) for each m ∈ {0, . . . , 2L−1}, we first characterize
all possible word-level error events resulting in a distortion
value of m. Then, for each possible input x, we determine
the probability of each event resulting in m-distortion given
x is the input. The sum of all these event probabilities is
equal to fM (m).
Characterization of all error events with distortion m: We
can identify all possible word-level error events in L-bit
words with the set EL of all error vectors ε of length L
with entries from the set of error polarities {−1, 0, 1}, i.e.,
EL :=
{
ε : ε(i) ∈ {−1, 0, 1}, 0 ≤ i ≤ L− 1},
where ε(i) denotes the i’th entry of the error vector ε :=
x − xˆ. If a word-level error event involves a bit-level error
of 0 →1, 1 →0, or no error at the i’th bit, then the corre-
sponding error vector ε has ε(i) = 1, ε(i) = −1, or ε(i) = 0,
respectively. Let the integer value distortion corresponding
to a given error vector ε be
m(ε) =
∣∣∣∣∣
L−1∑
i=0
ε(i)2L
∣∣∣∣∣ , ∀ε ∈ EL.
Given input and output words of the channel x, xˆ ∈ ZL2 and
channel error ε = x− xˆ, we have m(ε) = dZ+(x, xˆ).
Let EmL be the set of all possible error vectors causing
m-distortion, that is
EmL := {ε ∈ EL : m(ε) = m} .
The set EmL characterizes all possible word-level error events
with distortion m. Computing fM requires computing the
sets EmL for each m ∈ {0, . . . , 2L−1}.
The computation of the sets EmL makes use of the fact
that a word-level error event is a disjoint union of its
constituent bit-level error events (even if distinct bit-level
events may depend on each other). An error at the i’th
bit introduces a signed distortion of 2i, -2i or 0 depending
on its polarity. The distortion resulting from the word-level
error event is the absolute value of the sum of the signed
distortions resulting from all constituent bit-level errors. In
analogy to the fact that the distribution of the sum of two
random variables is the convolution of their distributions,
one can construct the sets EmL all at once with an (L−1)-step
generalized convolution of set-valued functions.
Let α and β be two set-valued functions on Z such that
for each n ∈ Z the sets α(n) and β(n) contain elements from
the same group, with group operation “+”. The set-valued
convolution f  g between two set-valued functions is again
a set-valued function defined by
α  β(n) :=
⊕∑
k+l=n
α(k) ? β(l), (1)
where
⊕∑
and ? are the summation and multiplication of
sets, respectively. Given two sets
A =
⋃
i=1,...,n
{ai} and B =
⋃
j=1,...,m
{bj}
we define the sets A⊕ B and A ? B as
A⊕ B := A∪˙B,
and
A ? B :=
⋃˙
i=1,...,n
j=1,...,m
{ai + bj},
respectively, where ∪˙ stand for disjoint union. From the
observation that
|A⊕ B| = |A|+ |B| and |A ? B| = |A| × |B| , (2)
the set-valued convolution defined by (1) reduces to the
standard convolution if we only consider the sizes of
the sets. For a given set-valued function f , if we define
|f | : Z→ N by
|f |(m) := |f(m)| , (3)
then
|f  g| = |f | ∗ |g|. (4)
Coming back to the calculation of the sets EmL , let the
unit positive error vectors εˆi for each i ∈ {0, . . . , L−1} be
εˆi(j) :=
{
1 , when j = i,
0 , otherwise,
0 ≤ j ≤ L−1,
and consider the vector-set-valued functions χi defined on
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(a) Probability mass function (PMF) of integer value distortion, fM .
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(b) Tail distribution of integer value distortion, TM .
Fig. 2. (a) fM and (b) TM induced by bit-position-independent errors with different probabilities pdown and pup for the case of 8-bit words and when
the input is uniformly distributed. As expected, TM rises as bit-error probabilities increase.
{−2L−1, . . . , 0, . . . , 2L−1} by
χi(n) =

{−εˆi}, when n = −2i,
{~0L}, when n = 0,
{εˆi}, when n = 2i,
∅, otherwise,
0 ≤ i ≤ L−1,
where ∅ is the empty set and ~0L is the zero error vector.
For a given i ∈ {0, . . . , L−1}, χi encodes the possible error
events at the i’th bit only according to their polarities by
storing the corresponding error vector in the set labeled
by the signed-integer distortion the error causes. Then, the
set-valued function, defined by the (L−1)-step set-valued
convolution
CL := χ1  · · ·  χL, (5)
encodes all possible word-level error events by storing the
corresponding error vector in the set labeled by its signed-
integer distortion. Consequently, we have
EmL = CL(m) ∪ CL(−m).
Determining event probabilities and finding fM : Once we
have calculated EmL we can calculate fM provided that we
know the bit-level error probabilities of the channel and
the occurrence probabilities of the input words. For a given
input word x, let pxi,down and p
x
i,up denote the probabilities
of 1→ 0 and 0→ 1 erroneous bit transitions for the i’th bit
xi given it has the correct initial value, i.e., given xi = 1
for negative polarity error and given xi = 0 for positive
polarity error. A given error vector ε can occur only if the
input word x is in the set
WL,ε :=
{
x ∈WL :
{
xi = 1 , if ε(i) =−1,
xi = 0 , if ε(i) = 1,
0 ≤ i ≤ L−1
}
.
Hence, the occurrence probability Pε of an error vector ε is
Pε =
∑
x∈WL,ε
Pr(x− xˆ = ε|X = x)fX(x), (6)
where the probability that ε occurs given X = x is
Pr(x− xˆ = ε|X = x) =
L∏
i=1
pxi , (7)
with
pxi =

pxi,down, if ε(i) = −1,
pxi,up, if ε(i) = 1,
1− pxi,down, if ε(i) = 0 and xi = 1,
1− pxi,up, if ε(i) = 0 and xi = 0,
(8)
for 0 ≤ i ≤ L−1.
As EmL contains all word-level error events ε that cause
integer value distortion of m, summing the error occurrence
probabilities Pε over this set gives us the probability that
the integer value distortion is m. That is, we have
fM (m) =
∑
ε∈EmL
Pε.
Using the PMF fM we calculate the tail distribution TM as
TM (m) = 1−
m∑
i=0
fM (i).
In the special case of maximal entropy input distribution
we have
fX(x) = 2
−L, ∀x ∈WL.
Assuming the individual bit-error probabilities are inde-
pendent of the transmitted word x (which is not the case
for the I2C channel for instance, see Section 5), in view of
the relations (7) and (8) and the structure of the set WL,w,
the occurrence probability of ε given by (6) reduces to the
product
Pε = 2
−L∑
x∈WL,ε
Pr(x− xˆ = ε|X = x),
= 2−L
∏
ε(i)=−1
pi,down
∏
ε(i)=1
pi,up
∏
ε(i)=0
(2− pi,down − pi,up).
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Figure 2 shows the results of the calculations carried out
in the case of 8-bit words with maximal entropy input when
the error probabilities are independent of the bit-position,
i.e., pi,down/up = pdown/up for all 1 ≤ i ≤ 8. The plots sweep
pdown and pup in the range of [0, 1/2] with resolution 18 .
Figure 2 (a) and (b) respectively depict the dependencies
of the probability mass function and the tail distribution
on pdown and pup. All plots illustrate the expected channel
behavior of elevated integer value distortion with increasing
bit error probabilities.
4.2 Searching for Optimal Bit-Error Probabilities
In practice, an implemented channel adaptation technique
will only be able to modulate the channel to finitely many
distinct states. This will yield a finite number of possible
collections of bit-error probabilities for all possible words
{px}x∈WL , where we define
px := (pxdown,p
x
up) := (p
x
1,down, . . . p
x
L,down, p
x
1,up, . . . p
x
L,up, ).
For each such state, using the corresponding collection of
bit-error probabilities, we can calculate the induced tail
distribution TM (m) as Section 4.1 describes. Given a benefit
functional B : R2L → R+ we would then select after an
exhaustive search the state that yields the maximal average
benefit
B˜ :=
∑
x∈WL
fX(x)B(p
x), (9)
while also satisfying the constraint TM (m) ≤ T̂M (m) for all
m ∈ {0, . . . , 2L−1}.
We demonstrate the results for the case when the word
length is L = 8 and assume that the input words to the
channel are uniformly distributed. We also assume that the
bit-error probabilities are independent of the transmitted
word, i.e., pxi,down/up = pi,down/up for all x ∈ WL. In this
case, the average benefit defined by (9) reduces to B˜ = B(p).
We consider two sub-scenarios, first when the bit er-
rors are independent of the bit positions, i.e., pi,down/up =
pdown/up and second when they depend on the bit positions.
We define the benefit functional as
B(p) := ‖p‖2 =
∑
i=1,...,L
(p2i,down + p
2
i,up). (10)
B is an increasing function of its argument. Hence, this
choice of B obeys the principle that the cost (e.g, error
suffered) directly correlates with benefit. Searching with bit
errors independent of the bit positions: In the first scenario
we carry out an exhaustive search through the space of
possible bit-error probabilities (pdown, pup) ∈ [0, 12 ]2 with
a probability resolution of pres = 2−7. Searching with bit
errors dependent on the bit positions: In this scenario, the
space to search through (p ∈ [0, 12 ]2L) is too large to carry
out an exhaustive search with a fine probability resolution
(e.g., pres = 2−7). Thus, we employ a search algorithm
with adaptive probability resolution. Specifically, in the first
step, we do an exhaustive search with the initial probability
resolution of p(1)res =2−2 to find an optimal probability vector
p
(1)
opt, that is, one that maximizes the average benefit B˜. The
probability vectors we search through have the form
p(1) = 02L +
(
(p(1)res)
δ1 , . . . , (p(1)res)
δ2L
)
,
Fig. 3. Tail distributions of induced integer value distortion corresponding
to the bit-error probabilities with maximum average benefit B˜ found by
the search algorithms in the cases when bit-error manipulation is same
for all bit positions with uniform input (red dashed line), distinct at the
bit-level with uniform input (blue dash-dot line), in the case of the oracle
with uniform input (green dotted line) and when bit-error manipulation is
same for all bit positions with zero input. All induced tail distributions are
bounded by the constraint tail distribution T̂M (m) (black solid line). In
the case of the uniform input, bit-level error manipulation achieves more
than 3× higher benefit than the bit-independent error manipulation and
higher than even what the oracle can achieve.
where 02L ∈ R2L is the 0-vector and δi = 0 or δi = 1
for 1 ≤ i ≤ 2L, so that the search involves 22L probability
vectors. In the subsequent steps, we continually halve the
probability resolution until we reach to the probability reso-
lution of 2−7 (i.e., p(n)res =2−(n+1), 1 ≤ n ≤ 6) and in the n’th
step, to find p(n)opt that maximizes B˜, we search through the
probability vectors of the form
p(n) = p
(n−1)
opt +
(
(p(n−1)res )
δ1 , . . . , (p(n−1)res )
δ2L
)
, 2 ≤ n ≤ 6.
Evaluation of search methods: To generate an example
constraint tail distribution T̂M , we generate a random prob-
ability vector prand ∈ RL and consider the scenario when
only the 0L ∈ RL is transmitted over the communication
channel. In this scenario the only possible bit-errors are
0 → 1 errors and we assume that prand describes the
probabilities of these errors, i.e., we take pdown := 0L and
pup := prand. We set the example constraint tail distribution
as the distribution of the integer value distortion suffered
in this scenario. Then, for 0 ≤ m ≤ 2L−1, the PMF of the
suffered integer value distortion is
fM (m) =
L∏
i=1
prand(i)
u−1(m)i−1
(
1−prand(i)
)(1−u−1(m)i−1)
,
where u is defined as in Section 3 (see Table 1) and u−1(m)i
corresponds to the value of the i’th bit of the binary repre-
sentation of m. The example constraint tail distribution is
given by
T̂M (m) = 1−
∑
0≤i≤m
fM (i).
Figure 3 shows for the case when the input is uniformly
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distributed the constraint tail distribution together with the
induced tail distributions of integer value distortion corre-
sponding to the benefit-maximizing bit-error probabilities
encountered in our search algorithms. Figure 3 also plots the
tail distribution of induced integer value distortion when
the bit-error probabilities satisfy pdown = pup = prand. We
refer to this as the oracle tail distribution, as it requires the
knowledge of the random vector prand, which the search
algorithms do not possess. The oracle tail distribution is
bounded by the constraint tail distribution, because in the
case of error induction with same bit-error probabilities (for
both pdown and pup) when input is uniformly distributed
as in the case of the constraint tail distribution scenario
(where only 0L is transmitted and only 0 → 1 bit-errors
can occur) the induced integer value errors by distinct bit-
errors may have different signs and do not compound as in
the oracle scenario where distinct bit-errors always have the
same sign. Finally, Figure 3 also plots the tail distribution
of integer value distortion of the exhaustive search for bit
position independent errors for the case when the input is
always 0L.
In the case of uniform input distribution, the results
reveal that the separate control of error rates in individual
bit positions allows one to induce integer value distortion
on the channel with a larger corresponding average benefit
B˜ than achievable by bit-position-independent error induc-
tion, as well as than that the oracle tail distribution achieves.
Even though the improvement due to this capability is un-
detectable when induced tail distributions are visually com-
pared, in terms of average benefit maximization the adap-
tive bit-dependent search algorithm achieves the largest
average benefit with B˜ ≈ 1.102 in arbitrary units compared
to B˜ ≈ 0.336 of the exhaustive bit-position independent
search (more than 3× improvement) and B˜ ≈ 1.087 that the
oracle tail distribution achieves. On the other hand, when
only 0L is transmitted over the channel the bit-position-
independent error induction can only achieve an average
benefit of B˜ ≈ 0.07 compared to B˜ ≈ 0.543 achievable
with bit position dependent error manipulation, which is
the average benefit corresponding to the probabilities of the
constraint tail distribution. In general, independent of the
shape of the input distribution and whether the bit errors
depend on the words transmitted, it should be expected that
bit-level error manipulation will achieve better performance
in terms of achievable average benefit, because the set of
bit-error probabilities admitted in the case of bit-position-
independent error induction is a subset of the set of bit-error
probabilities admitted in the case of bit-position-dependent
error induction.
Finally, in comparison to the approximate method of
prior work [8] for calculating the distribution of integer
value distortion for given bit-error probabilities, the exact
calculation method provided in this paper is more compu-
tationally efficient. This fact reflects itself in the computa-
tion time the respective search algorithms take for finding
the benefit-maximizing bit-error probabilities inducing a
tail distribution of integer value distortion bounded by a
given constraint tail distribution. For the special case of
bit-position-independent bit-error probabilities, while the
method of prior work takes ∼ 21 minutes, the method we
describe in this section takes only ∼50 seconds on the same
workstation.
5 CASE STUDY: CHANNEL ADAPTATION ON THE
I2C SERIAL BUS
The Inter-Integrated Circuit serial bus (I2C) is a serial com-
munication bus widely used in embedded sensor interfaces
and consists of two signals: a serial clock (SCL) and a serial
data line (SDA). Figure 4(a) shows how a processor (the
master) can communicate with multiple sensors (the slaves)
over I2C. Data transfers in I2C occur in multiples of a byte.
Drivers on the I2C bus are open-drain and the I2C stan-
dard requires systems implementing it to provide pull-up
resistors on both SDA and SCL. To implement the channel
adaptation method of Section 4, we implement these pull-
up resistors with two digitally-controlled potentiometers
(DCPs). Because of the pull-up resistors, when the I2C bus
is idle, both SDA and SCL voltages are close to the I/O
supply voltage. To pull SDA or SCL low, either the master
or the slave sinks the current through its drive transistor to
ground.
5.1 I2C Electrical Parameters
Typically, designers choose a significantly larger value for
the pull-up resistance RpuI2C compared to the on-resistance
RonT of the transistor in order to achieve logic-0 voltage
close to zero. Furthermore, for the bus to be able to
charge/discharge to these voltage levels within an I2C clock
cycle tI2C one requires the charging/discharging time con-
stants of the I2C data bus τup and τdown to be comparably
small. As transistors with both very small on- and very large
off-resistances are available, choosing RpuI2C small enough
to be able to charge the bus in time is the main constraint
determining its value from the perspective of reliable trans-
mission. On the other hand, the main source of power
dissipation in I2C data transmission is due to current flow
through RpuI2C during a logic 0 transmission. Consequently,
during transmission, using values of RpuI2C higher than those
used for reliable operation will reduce reliability, but it will
also reduce power dissipation.
Reduction in transmission reliability corresponds to an
increase in bit-error probabilities, whereas reduction in
power dissipation corresponds to an increase in power
savings. Accordingly, the benefit functional B defined in
Section 4, which takes the bit-error probabilities as input
and whose value translates to power savings within the
I2C channel adaptation framework, should be an increasing
function of its arguments. The definition (10) in Section 4.2
obeys this principle.
5.2 Implementing Bit-Level Channel Adaptation for I2C
We implement source-dependent bit-level channel adapta-
tion for the I2C channel, establishing a tradeoff between
transmission reliability and power dissipation by manipu-
lating the value of the pull-up resistance RpuI2C during each
bit transmission of an I2C transaction. Here, we focus on
the analog electrical behavior of the bus for different per-bit
values of the pull-up resistance achieved by the combination
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Microprocessor Sensor 1 Sensor 2
Channel
Adaptation 
Module
(a) Schematic of an I2C bus with one microprocessor as master and two sensors as slaves. The schematic
includes the current and voltage meters we use in our experiments of Section 5.4.
(b) The equivalent circuit around the
I2C data bus during reception event.
Fig. 4. An example I2C system with exposed internal circuitries of agents around the I2C data bus SDA and the experimental setup we used.
of digital modulator logic and the variable resistor. We
present the digital logic for controlling the DCP in Section 6.
The channel adaptation module in Figure 4(a) takes as
input the I2C SCL and SDA lines and modulates the value
of the pull-up resistor on a per-bit-clock basis. For each
sensor S on the I2C channel that transmits data in chunks
of LS bits, the channel adaptation module contains offline-
calculated pull-up resistance selections corresponding to
resistances {Rpu,iI2C }LSi=1, which will lead to associated bit
error probabilities that are permissible for that bit position
(calculated in Section 4). The channel adaptation module
synchronizes with the I2C transaction and switches the pull-
up resistance to Rpu,iI2C at the beginning of transmission of
the i’th bit of each data chunk of size LS , 1 ≤ i ≤ LS . The
switching of the pull-up resistances on a per-bit-clock basis
requires the channel adaptation module to switch the DCP
at a frequency much higher than the clock frequency of the
I2C transaction, which may go up to 5 MHz (referred to as
the ultra-fast mode). On the other hand, the CMOS switches
on a typical application-specific integrated circuit with a
90 nm process can switch their output in 120 ps and can do
so every 10 ns, which permits bit-level channel adaptation
even for ultra-fast mode I2C transactions with the pull-up
resistance switching occupying less than 0.1% of an I2C
clock cycle.
The user input of our method is the expected sensor data
distribution fV and an upper bound tail distribution T̂M on
the permitted integer value distortion. Figure 5 shows an
example of real-world distributions of the error-free integer
values u(x) (see Section 3). Using these inputs in an offline
step performed at system design time, we derive a spec-
ification of LS pull-up resistance selections. The resulting
communication on the I2C bit-level-adapted channel which
switches pull-up resistance according to this specification
yields a tail distribution of integer value distortion TM glob-
ally bounded by T̂M . The resulting approximate channel
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Fig. 5. Empirical probability mass functions (i.e., fV (v) see Table 1) for
29 978 samples (25 minutes of sensor data sampled at 20 Hz) from the
three axes of an accelerometer worn by a person engaged in a variety
of activities [18].
consumes less power than the unadapted channel.
To be able to find optimal pull-up resistance values for
I2C channel adaptation given the input distribution and
user-defined bound on distortion distribution and to esti-
mate the resulting power savings, we need to characterize
the dependence of power dissipation and induced distortion
distribution on pull-up resistance value. We measure the
power dissipation dependence experimentally. This also lets
us estimate the parameters of the equivalent circuit around
the I2C data bus during reception of logic 1 provided in
Figure 4 (b). For the dependence of integer value distortion
incurred during transmission we present an analytic model
in Section 5.6.
5.3 Setup for Measuring the I2C Power Dissipation De-
pendence on Pull-up Resistance
To determine the dependence of I2C bus power dissipation
on the value of the pull-up resistor, we ran experiments on
the I2C communication interface in Warp [19], an open-
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Two Digitally-Controlled
Potentiometers (DCPs)
(ISL23415)
Fig. 6. The Warp embedded hardware-research platform contains two
DCPs configurable to serve as pull-up resistors to its I2C channel.
source hardware platform for research into tradeoffs be-
tween accuracy and power dissipation (see Figure 6).
We use two ISL23415 DCPs [20] as configurable pull-
up resistors on the SDA and SCL lines of the I2C bus. The
ISL23415 is an integrated circuit that occupies an area of
less than 2 mm2. It dissipates less than 0.5µW of power
over its CMOS switches when switching between different
resistance settings. Because we cannot control the ISL23415
DCPs to switch resistance values between I2C clock cycles,
we use them primarily to demonstrate the feasibility and
potential power savings for the case where we use the same
pull-up resistance value for all clock cycles. A custom inte-
grated circuit combining the digital interface from Section 6
with the internals of a device such as the ISL23415 would be
primarily an engineering task and would not provide much
additional research insight.
We measured the dependence of I2C bus power dissipa-
tion on the pull-up resistance at fI2C = 200 kHz. We selected
3.92 kΩ, 7.84 kΩ, 15.69 kΩ, 31.37 kΩ, and 62.75 kΩ as pull-
up resistance values for investigation. The lowest value is in
the range of typical external I2C pull-up resistance values.
We used an MMA8451Q digital accelerometer [21] as
the target sensor in our measurements. To control the bytes
transmitted by the sensor over the I2C bus, we write a pre-
scribed value to a sensor configuration register and request
the sensor to send that value back 60 000 times. We used
two sets of bytes to characterize the power dissipation on
the I2C bus. The first set (00000000, 11000000, 11110000,
11111100, 11111111) has bytes with varying duty cycles
of logic 0 and 1 and have fixed logic switch frequency.
The second set of bytes (10101010, 11001100, 11110000)
all have equal duty cycles for both logic values but have
varying number of transitions between logic states.
We use a Keithley SMU2450 6.5-digit laboratory source-
measure unit with a current measurement resolution of
10 nA to power the Warp and determine the power con-
sumed by I2C communication by measuring the current
drawn by the power supply. Figure 7(a) shows raw current
measurement data at the lowest and highest DCP settings.
Each data point corresponds to a current measurement. The
first five high current plateaus correspond (in order) to
transmissions of the five bytes in the first set given above
and the last two correspond (in order) to the first two bytes
in the second set.
From the raw current data we estimate average current
consumption during repeated I2C transmissions of a given
byte by taking the difference between the averages of data
points on the plateau and the averages of points around
it (four on each side). We then find the average power
consumption by multiplying the average current consumed
by the positive supply voltage, which we set to 2.4 V in the
experiment.
5.4 Measurements Results
Figure 7(b) and (c) show the dependence of I2C power
consumption on the I2C pull-up resistance value for trans-
mitted bytes with varying duty cycles (and fixed logic
switch frequency) and with varying logic switch frequency
(and fixed duty cycle), respectively. The results show a clear
inverse dependence of the I2C power dissipation on the
pull-up resistance value with an absolute value of power
savings of up to 0.8 mW. The power dissipation, which can
be as high as 2 mW for the lowest used resistance value of
3.92 kΩ (typically used in practice), reduces below 1.2 mW
and settles to a plateau above 1 mW, implying up to 2×
power reduction. The reason for this plateau is the existence
of the internal pull-up pathways embedded into sensors
and/or processors as Figure 4 shows. Furthermore, the
results confirm the expected behavior of increasing power
consumption with increasing duty cycle of logic 0 and reveal
the increasing power consumption with increasing logic
switch frequency.
Because our experimental procedure involved a repet-
itive register read request of a fixed byte from a sensor
register, the actual reading process was only a portion of the
total I2C transaction. As a result, the observed differences
in current measurements only reflect changes in power
dissipation due to the transmission of a prefixed byte during
that portion of the whole process. Consequently, observed
power consumption dependencies in Figure 7(b) and (c)
are less than what would be in a real-word usage scenario,
where a sensor transmits streams of uninterrupted data.
5.5 Estimation of I2C High-Logic-Reception Channel
Model Parameters
Both the analysis of I2C circuitry (shown in Figure 4(a)) and
the experimental results indicate that one can decrease the
power consumption of I2C communication by increasing
the pull-up resistance of the I2C data bus. Similarly, it
follows that an increase in pull-up resistance will only have
detrimental effects on the transmission fidelity of high logic
values. Specifically, it results in a decrease of the steady-state
logic 1 I2C voltage level (bringing it closer to threshold) and
in an increase of 0-to-1 transition time (risking reaching to
steady-state level in an I2C clock cycle). In stark contrast,
an increase in pull-up resistance causes a decrease of the
steady-state logic 0 I2C voltage level (taking it further away
from threshold) and a decrease of 1-to-0 transition time.
Based on this observation, which we also verified with mea-
surements provided below, the potential of our proposed
method lies in the analysis of logic 1 transmission.
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(a) Raw current data for all the bytes transmitted
for the experiment at two extreme values of the
pull-up resistance.
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(b) Average I2C power consumption as a func-
tion of pull-up resistance for transmitted bytes
with varying duty cycles.
0 10 20 30 40 50 60 70
1
1.2
1.4
1.6
1.8
2
2.2
(c) Average I2C power consumption as a func-
tion of pull-up resistance for transmitted bytes
with varying logic switch frequency.
Fig. 7. Power measurement experiment results show clear inverse dependence of I2C power consumption on the I2C pull-up resistance value.
Fig. 8. Density histogram (the area under the histogram integrates to
unity) of voltage measurements of the I2C bus with the minimum DCP
pull-up resistance configuration (44 235 samples), the fitted Gaussian
distribution with same mean and standard deviation as the data and the
density histogram of samples drawn from the fitted Gaussian with same
resolution as the measurement data. Two-sample Cramér-von Mises
test rejects the null hypothesis that the measurement data is distributed
as the samples from the fitted Gaussian at the 1% level.
We evaluated the two extreme configurations of the
pull-up DCP by measuring the steady-state logic 0/1 volt-
age levels V 0/1,minI2C and V
0/1,max
I2C , as well as the rise/fall
times (10%–90%) of the I2C voltage, for the minimum
(Rpu,minI2C ≈ 3.9 kΩ) and maximum (Rpu,maxI2C ≈ 62.7 kΩ) DCP
pull-up resistance configurations, respectively.
Figure 8 plots the distribution of the steady state voltage
measurements of the I2C bus with the minimum DCP pull-
up resistance configuration at supply voltage Vsupply =
2.5 V, together with the fitted Gaussian distribution with
the same mean and standard deviation as the measurement
data and the density histogram of samples drawn from the
fitted Gaussian. Even though the plot visually confirms that
the density histogram of the measured steady-state voltage
of the I2C bus is close to the density histogram of samples
drawn from the fitted Gaussian, the two-sample Cramér-
von Mises test rejects the null hypothesis that the measure-
ment data is distributed as the samples drawn from the
fitted Gaussian at the 1% level. Measurements yielded the
following means and standard deviations for the low and
high logic voltage levels of the I2C bus with the minimum
and maximum DCP pull-up resistance configurations:
V 0,minI2C = 58.9 ± 19.4 mV, V 1,minI2C = 2131.6 ± 19.1 mV,
V 0,maxI2C = 25.2 ± 10.0 mV, V 1,maxI2C = 2072.3 ± 19.6 mV,
and rise/fall times
τminrise ≈ 454 ns, τminfall ≈ 18 ns,
τmaxrise ≈ 1092 ns, τmaxfall ≈ 17 ns.
These results verify the previous hypothesis that increasing
pull-up resistance increases the rise time and decreases the
fall time of the I2C bus voltage.
We denote the equivalent resistance of the pull-
up branch in Figure 4(b) when the DCP is in mini-
mum/maximum pull-up resistance configuration by
Rpu,min/maxeq = R
ipu
eq ‖ Rpu,min/maxI2C .
Ripueq is the equivalent resistance for the internal pull-up
paths (connected to the supply in parallel) of all devices
on the I2C bus. The resistance Roffeq in the pull-down path
of the equivalent circuit in Figure 4(b) is the equivalent
resistance for the off-resistances of the internal transistors
in the pull-down path (connected to the ground in parallel)
of all devices on I2C bus.
The steady-state voltage level measurements provided
above let us estimate all the resistances in Figure 4(b). In
particular,
R
pu,min/max
eq
Roffeq
=
Vsupply − V 1,min/maxI2C
V
1,min/max
I2C
. (11)
There are two equalities in (11). Taking the ratio of these
equalities and plugging in the steady state voltage values
gives
Ripueq ‖ Rpu,maxI2C
Ripueq ‖ Rpu,minI2C
=
Rpu,maxeq
Rpu,mineq
≈ 1.19.
With the knowledge of the DCP pull-up resistance values
R
pu,min/max
I2C this ratio yields an equivalent internal pull-
up resistance of Ripueq ≈ 0.82 kΩ, which in turn yields an
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equivalent transistor off-resistance of Roffeq ≈3.94 kΩ.
After estimating the resistance values we can estimate
CI2C using the rise/fall time measurements and the analytic
solution of the voltage on the I2C data bus,
VI2C(t) = VI2C(0)e
− t
τ
min/max
‖
+ V
1,min/max
I2C
(
1− e
− t
τ
min/max
‖
)
,
(12)
where τmin/max‖ = R
min/max
‖ CI2C and R
min/max
‖ = R
off
eq ‖
R
pu,min/max
eq . Using this equation we estimate the I2C capac-
itance of our system as CminI2C ≈ 522 pF.
5.6 Analytic Derivation of Dependence of I2C Channel
Integer Value Distortion on Pull-up Resistance
During bit reception process over I2C from a sensor, the
sensor sets the voltage of the I2C bus at the beginning
of an I2C clock cycle (when the I2C clock SCL is low),
either pulling the SDA voltage down to logic 0 or letting
the supply pull the SDA voltage up. We assume that an
erroneous bit read from a sensor on I2C occurs when the
I2C voltage sampled by the microprocessor at the end of
the clock cycle (during the high-to-low transition of SCL)
is on the wrong side of the threshold voltage Vth. We take
it to be half of the supply voltage, i.e., Vth =
Vsupply
2 . The
possible causes for such an event can be long transition
times between logic levels compared to the I2C clock period
tI2C and logic levels which are on the wrong side of Vth,
possibly due to noise.
Let Rpu,ieq denote the equivalent resistance on the total
pull-up path in the equivalent circuit in Figure 4(b) when
the DCP is at the i’th setting. The ISL23415 DCP we use in
the experiments of Section 5.4 has 256 programmable levels,
so 0 ≤ i ≤ 255. Let V 0/1,iI2C be the corresponding steady-
state logic 0/1 voltage levels on the I2C bus and let τi be
the corresponding rise time constant. Let {i1, . . . , i8} denote
the DCP setting values for the pull-up resistances we switch
through during transmission of each integer-encoding byte,
where i1 corresponds to the first bit of the byte sent over
I2C. This bit is the least or most significant bit of the byte
if the sensor transmits data in little- or big-endian fashion,
respectively. Also, let 0 ≤ inom ≤ 255 be the nominal index
for the DCP setting with corresponding equivalent pull-up
resistance Rpu,inomeq yielding reliable operation without any
read errors. We assume that the DCP module switches to
this resistance for operation-critical bus transactions, e.g.,
during transmission of START/STOP or ACK/NACK, and
bytes which are not integer-encoded or which cannot toler-
ate non-zero integer value distortion.
During data reception on I2C from a sensor, the sensor
sequentially transmits sensor data in chunks of bytes. Dur-
ing the clock cycle, just before each such byte transmission,
SDA is always low. Either the sensor sets it low just before
the transmission of the initial byte as an acknowledgement
(ACK) to the read request from the microprocessor or the
master sets it low as an ACK in between two consecutive
bytes the sensor transmits. Since logic 0 transmission on
I2C is always reliable, at the beginning of transmission of
each integer-encoding byte the SDA voltage will be steady
at V 0,inomI2C .
For 1 ≤ j ≤ 8 and a given byte x sent over the
I2C bus let x(j) denote the value of jth transmitted bit
(in time). In the I2C protocol the most significant bit is
transmitted first, so that with the notation introduced in
Section 3 we have x(1) = x7. We find the probabilities of
erroneous bit reception during transmission of x given the
DCP configuration profile {ij}8j=1 via the following iterative
calculations.
Assuming that the transmission of x occurs during the
time interval [0, 8 ∗ tI2C] and that the initial I2C voltage at
time t = 0 is VI2C(0) = V
0,inom
I2C , iteratively on 1 ≤ j ≤ 8 we
solve an equation similar to the Equation (12) over the time
interval [(j − 1)tI2C, jtI2C] to find VI2C(jtI2C). If x(j) = 0,
then transitions are rapid and I2C voltage reaches steady-
state level before the end of clock cycle, so that at the end
of the j’th cycle we set the I2C voltage to be VI2C(jtI2C) =
V
0,ij
I2C . If x(j) = 1 however, then transitions are slow and we
calculate the voltage levels at the end of each clock cycle as
Vj : = VI2C(jtI2C)
= VI2C((j − 1)tI2C)e
− tI2Cτij + V 1,ijI2C
(
1− e−
tI2C
τij
)
.
We take the I2C voltage levels at the end of each I2C
clock cycle to be Gaussian distributed (see Figure 8) with
mean Vj and standard deviation σn, 1 ≤ j ≤ 8. Then,
given x(j) = 1, the probability that the receiver erroneously
perceives it as logic 0 is
pxj =
1
σn
√
2pi
∫
V≤Vth
e
− 12
(
V−Vj
σn
)2
dV.
After appropriate relabeling of indices (from 1 ≤ j ≤ 8 to
0 ≤ i ≤ 7) the transmitted-byte-dependent error probabili-
ties of Equation (8) in Section 4.1 read
pxi,down = p
x
j , xi = x(j);
and
pxi,up = 0, ∀x ∈W8, 0 ≤ i ≤ 7.
Finally, using these probabilities we calculate the distribu-
tion of the integer value distortion of the channel with the
given DCP configuration profile as described in Section 4.1.
Figure 9 shows the dependence of the tail distribution
of integer value distortion TM on the equivalent I2C pull-
up resistance values Rpueq in the case of uniform input
distribution. Each plot corresponds to a DCP configuration
profile with a fixed resistance across a whole byte. The
fixed resistances correspond to the DCP settings used in
power measurement experiments of Section 5.3. We choose
the channel parameters same as the values estimated for
our system in Section 5.5 with the exception of the bus
capacitance, which we set equal to CI2C = 100 pF, more
representative of an embedded system with fewer sensors
connected to the I2C bus than in the Warp experimental
system described in Section 5.3. We assume devices on I2C
have no internal pull-up paths, so that the external DCP
pull-up dominates the pull-up resistance.
Figure 9(a) shows the distribution of induced integer
value distortion for the DCP (ISL23415TFUZ) on the Warp
system used in the power dissipation experiments described
in Section 5.3. The resolution (0.39 kΩ) of the ISL23415TFUZ
(100 kΩ) was too coarse to have the desired accuracy of
I2C error manipulation. Resistance values corresponding
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(a) Induced I2C errors are sensitive toRpueq . Con-
secutive settings of the DCP in Warp (8–12) are
too coarse to have control over error dynamics.
The straight line is the worst possible operation,
where all 1’s are wrongly perceived as 0.
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(b) Increasing the resolution of the DCP (10×)
improves control over induced I2C error charac-
teristics. The resistance values vary around the
same value (3.92 kΩ) as in (a).
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(c) Induced I2C errors are sensitive to the noise
levels on the I2C channel. Thus, control over
I2C errors induced requires monitoring of and
compensation for noise levels.
Fig. 9. Analysis of tail distributions of integer value distortion suffered in I2C channels for uniform input distribution. I2C error dynamics are highly
sensitive to the equivalent pull-up resistance value Rpueq and the standard deviation σn of the noise on I2C channel.
to consecutive DCP settings (8–12) yielded big jumps in
the error performance of the I2C channel. However, Warp
also supports the DCP ISL23415WFUZ (10 kΩ), which is
pin compatible with the ISL23415TFUZ and has 10× finer
resolution. Figures 9(b) and (c) demonstrate the improved
control on the I2C error one can achieve when using the
ISL23415WFUZ as the choice of the DCP. There is no fun-
damental reason for not using a DCP with an even smaller
granularity in a custom silicon implementation.
Figures 9(b) and (c) also demonstrate the sensitivity of
the behavior of I2C error to the I2C noise levels. Figure 9(b)
shows results of calculations for I2C voltage noise standard
deviation σn = 20 mV, whereas Figure 9(c) shows results
for σn = 40 mV. As expected, increased noise deteriorates
the control over the I2C error and shifts the tail distribution
of integer value distortion of the channel upwards. Thus,
control of the induced I2C channel errors requires one to
monitor the noise levels on I2C bus and compensate for
changes in noise levels. Because primarily 1 → 0 errors
can occur as a direct result of increasing pull-up resistor
value, I2C channel errors result in received values that are
numerically smaller than the actual value transmitted and
the integer value distortion (which by definition is nonneg-
ative) shown in Figure 9 correspond to negative errors only.
6 HARDWARE OVERHEADS OF CHANNEL ADAP-
TATION
In Section 5 we implemented channel adaptation to I2C
via a DCP module. In general, channel adaptation applies
to any binary channel that transmits integer data and will
require a channel adaptation module similar to the DCP
module for each such channel. In this section we estimate
the hardware cost of the channel adaptation module that
is independent of the channel communication protocol for
serial communication channels such as I2C and SPI, which
are widely used in embedded systems.
Utilization of bit-level channel adaptation exhibits a
number of technical complications from the processor side,
such as the operational load introduced to the processor,
its accompanying power consumption and the difficulty
Modulo-L
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Control 
module
Channel modulating
hardware
Clock
Data
Synchronization and Configuration
Processor
N-bit control
signal
Fig. 10. The channel adaptation module consists of a channel modu-
lating hardware (e.g., a DCP) facilitating adaptation of the data bus, an
L-bit counter and a control module that provides the N -bit control signal
to the channel modulating hardware The processor feeds the configura-
tion parameters to the control module only once and synchronizes the
modulo-L counter with the serial communication transactions.
in implementation from the timing perspective. However,
these are straightforward to mitigate by providing a channel
adaptation module that acts as the glue logic between the
processor and the channel modulating hardware, e.g., the
DCP module in the case of I2C communication discussed in
Section 5.
Figure 10 illustrates a block diagram for the architecture
of such a channel adaptation module. For a single sensor
transmitting L-bit words on a serial channel, L + 1 N -bit
registers (1 register for each bit position and 1 for default
value) suffice to store a bit-level channel adaptation con-
figuration, which consists of selection values to choose from
the 2N possible states the channel modulating hardware can
assume. The approach of feeding these values constantly
through the CPU is energy inefficient and does not meet the
the timing requirements of bit-level adaptation. To control
the channel modulating hardware we propose a minimal
control module implemented in a miniature low-power
FPGA, which can be easily integrated, for instance, into
existing DCP designs. The module receives from the pro-
cessor the channel adaptation lookup table only once and
executes adaptation when instructed. This enables fast and
low-power switching of the channel modulating hardware
and facilitates bit-level adaptation of high-frequency serial
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communication channels.
To quantify the hardware footprint of the protocol-
agnostic part of the channel adaptation module, we imple-
ment its control logic in an FPGA using the Verilog hard-
ware description language. Algorithm 1 encapsulates our
implementation. We design the hardware module as a two-
state finite state machine that modulates the communication
channel at each negative edge of the transmission clock
during data transaction. During the transmission of the i’th
bit of a word, the module modulates the channel according
to the selection specified by register Ri.
We have synthesized the Verilog implementation on an
iCE40 FPGA for word lengths L = 8 /12 /16. The synthesis
revealed that, the protocol-agnostic part of the synchro-
nization logic for the channel adaptation module utilizes
61 /61 /61 carry logic, 34 /34 /34 negative edge clock D flip-
flops, 72 /104 /136 negative edge clock D flip-flops with
clock enable and 224 /248 /291 4-input LUTs.
Algorithm 1: Pseudocode for synchronizing the chan-
nel adaptation module to a serial channel with trans-
mitted words of size L.
Inputs: SCL (clock signal), Sstart (start signal) and L (word
length).
Outputs: Sselect (an 8-bit selection signal to manipulate channel
modulation hardware.
Hardware Components:
– A channel modulating hardware with 8-bit selection option.
– L+ 1 8-bit registers (R0 to RL) to hold the L+ 1 channel
modulation selections. R0 holds the default selection value and
R1 to RL hold the selections to switch through during sensor
data transmission.
State Transitions:
– Start at the initial state s0
– In s0: // The idle state
i=0;
/* Beginning of a word transmission */
if Sstart == 1 and SCL at negative edge then
i=i+1
Switch to s1
– In s1: // Counting state
if i < L and SCL at negative edge then
i=i+1
else if i = L and SCL at negative edge then
i=0
Switch to s0
Always: Sselect ← Ri
7 CONCLUSIONS
We present a new communication channel adaptation tech-
nique that trades integer distance in induced errors for
lower power usage. The technique achieves this by modu-
lating the channel to vary the bit-error rate across the ordinal
bit positions in a word to reduce power dissipation. To
predict channel parameters, it utilizes an efficient method
for calculating the exact distribution of integer value dis-
tortion suffered during bit-level adaptation. We carry out
a case study for implementation of the technique on I2C
channel. We empirically verify power reduction of up to
2× (0.8 mW) by means of modulating the pull-up resistance
of the I2C bus of the Warp hardware platform. We explore
the design space and feasibility of the proposed scheme
utilizing the developed theoretical tools for calculating the
integer value distortion distribution and analytical deriva-
tions of I2C channel errors. Results indicate the need for
noise compensation for reliable channel adaptation. Finally,
by means of synthesizing in FPGA the protocol-agnostic
part of bit-level synchronization to serial communication
channels, we give an estimate for the footprint of a channel
modulation hardware for sensor sample resolutions com-
mon in embedded sensor systems (e.g., 8–16 bits).
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